Chronological Design Engineer Resume

Chronological Design Engineer Resume Template
Chronological Design Engineer Resume templates and samples free download, online Chronological Design Engineer Resume maker and builder in Word, PDF, OpenOffice, Google Docs

0.0 0.0 (0 Votes) | 6 Page(s) | 5 Views | 2 Downloads

Rafael J. Betancourt-Zamora • (650) 224-6849 • Silicon Valley, CA
A people- oriented IC
Manager/Architect with over twenty four (24) years of
digital/analog CMOS IC experience. Completed over 25 tapeouts. Experienced in
complete product development lifecycle, from initial conception through design,
verification, fabrication & testing. Driven by project success and the success of the team.
March 2002 to present, Synaptics, Inc., Santa Clara, CA
For this leading manufacturer of human interface sensing devices serves as follows:
Silicon development technical lead for Touchscreen CMOS controllers for mobile, tablet, and notebook PC
Pr ncipal Silicon Architect, Touch (9/11 to P esent)
applications. Oversee the technical aspects of silicon project definition and execution combining broad technical
skills, technical lead skills and people skills to oversee a talented interdisciplinary design team. Also interact with
internal departments such as Strategic Marketing and Business Units as well as external customers to help shape
Synaptics’ future core technologies. responsible for a team of 10 engineers.
IC Design Manager, Advanced Development Group
ystem Silicon Design Manager (9/05 to 10/09), responsible for a team of 3 engineers.
Sr. Analog Mixed-Signal Design Manager (6/10 to 9/11),
responsible for a team of 10 engineers.
(10/09 to 6/10),
Started with Synaptics just after IPO ($ 100M revenue, $55M market cap) and managed through 30%+ year over
year growth for the last 10 years (FY11 $598M revenue, about $1B market cap). My contributions were
instrumental to the company’s growth as detailed below:
From June 2010 through September 2011, assumed management for focused Analog Mixed-signal team of
6 people that grew up to 10 full-time IC Designers (both full-time permanent and contractors).
Managed (functional and /or project) every significant Synaptics silicon development over the last 7 years
deployed in the majority of the current products (OneTouch, Series- 2000, Series-3000/3200, Series
7000/7300). These chips have been used in hundreds of millions of notebook PCs (e.g., HP, Dell, Lenovo)
and tens of millions of MP3 players (iPod, MS Zune, Creative, Samsung), mobile phones (e.g. Samsung, LG,
Nokia), smart phones (Nokia, Sony-Ericsson, HTC, RIM's Blackberry), tablets (TBA) and other intelligent
devices (Logitech Squeezebox/Mice/Keyboards, Sony LCD TV).
Managed the Analog Mixed-signal CMOS design team (of 4 to 10 full- time IC designers) that developed and
released all current Synaptics’ low-power, low-cost capacitive sensing ASICs for human interface
applications (e.g., TouchPad and TouchScreens). Started as manager of all ASIC Design (Digital, Analog &
Mixed-signal), and grew the team through multiple reorganizations from 4 up to 10 full-time IC designers.
Managed successfully the definition/specification for advanced mixed-signal capacitive sensing ASICs,
including silicon roadmap (new project definition, MRD/PRD), technology scoping and feasibility (technical
risks, make vs. buy decisions) for every silicon development released to production in the last 7 years.
Collaborated in defining product requirements by interfacing with Marketing, Systems Engineering,
Applications, Software, and other internal customers; we produced 7 product requirement documents and
of these, 5 were released to production, on- time, within budget, and meeting all performance requirements.
Representative to the IP committee, 1 patent (U.S. Pat. No. 8,058,884 issued November 15, 2011).
Managed contractors (NDA, negotiated and wrote contracts, managed progress).
Performed in-house training for FAEs, managed external customer requests from the field.
Page 1/ 6